industrial equipment
/종합산업장비/서브 카테고리/네트워크/BITWISE PELA2CHA BERT 비트 에러 로케이션 분석기

BITWISE PELA2CHA BERT 비트 에러 로케이션 분석기

The Bit Error Location Analyzer measures BER and error location statistics in 2 channels of synchronous NRZ data at rates from 1.0 up to 32.0 Gbps each (28 Gbps is standard). Signal interfacing utilizes flexible timing and threshold controls, auto pattern detection, a large number of true and inverted PRBS patterns, user-defined patterns, and simple quasi-eye diagrams. 2-Channel processing can be unlinked, linked, or bit-interleaved, and channel-to-channel synchronization can be determined automatically using a 64-bit barrel shifting function.

BITWISE PELA2CHA BERT 비트 에러 로케이션 분석기 이미지

The Bit Error Location Analyzer measures BER and error location statistics in 2 channels of synchronous NRZ data at rates from 1.0 up to 32.0 Gbps each (28 Gbps is standard). Signal interfacing utilizes flexible timing and threshold controls, auto pattern detection, a large number of true and inverted PRBS patterns, user-defined patterns, and simple quasi-eye diagrams. 2-Channel processing can be unlinked, linked, or bit-interleaved, and channel-to-channel synchronization can be determined automatically using a 64-bit barrel shifting function.

원산지USA
제조사BITWISE
브랜드BITWISE
무게1kg

Key Features

  • 1.0 – 28.0 Gbps (32 Gbps option available)
  • 2 synchronous NRZ data channel inputs
  • 1 shared clock input
  • Trigger outputs
  • Independent channel delay and threshold
  • PRBS or user-specified pattern synchronization
  • Independent channel or bit-interleaved synchronization
  • BER and Error Location Analysis
  • Compact Design

The Bit Error Location Analyzer measures BER and error location statistics in 2 channels of synchronous NRZ data at rates from 1.0 up to 32.0 Gbps each (28 Gbps is standard). Signal interfacing utilizes flexible timing and threshold controls, auto pattern detection, a large number of true and inverted PRBS patterns, user-defined patterns, and simple quasi-eye diagrams. 2-Channel processing can be unlinked, linked, or bit-interleaved, and channel-to-channel synchronization can be determined automatically using a 64-bit barrel shifting function.

Provides BER measurements and Strip chart. Also provides many Error Location analyzers such as Burst Length Histogram, Error Free Interval Histogram, Modulo-N Histogram, Modulo Pattern-Length Histogram, and others. Forward Error Correction (FEC) system emulation features simulate a configurable Forward Error Correction (FEC) system and calculates the correction strength (T) required to fully correct the raw errors. Data pattern analysis allows you to measure run lengths and wander within a user-selectable window interval.

The user interface is served as a website from the device and is accessible from any desktop or mobile web browser. The device does not require connection to the Internet. Automation control is provided via TCP/IP socket interface using ASCII commands. Analysis results can be captured and downloaded in CSV format.

PELA2CHA PELA2CHA BITWISE BITWISE PELA2CHA PELA2CHA 비트와이즈 비트와이즈 PELA2CHA PELA2CHA 비트와이스 비트와이스 PELA2CHA